Accessibility navigation


Power performance with gated clocks of a pipelined Cordic Core

Cadenas , O. and Megson, G. (2003) Power performance with gated clocks of a pipelined Cordic Core. In: Tang, T. A., Li, W. H. and Yu, H. H. (eds.) 2003 5th International Conference on Asic, Vols 1 and 2, Proceedings. IEEE, New York, pp. 1226-1230. ISBN 078037889X

Full text not archived in this repository.

It is advisable to refer to the publisher's version if you intend to cite from this work. See Guidance on citing.

Abstract/Summary

This paper presents the evaluation in power consumption of gated clocks pipelined circuits with different register configurations in Virtex-based FPGA devices. Power impact of a gated clock circuitry aimed at reducing flip-flops output rate at the bit level is studied. Power performance is also given for pipeline stages based on the implementation of a double edge-triggered flip-flop. Using a pipelined Cordic Core circuit as an example, this study did not find evidence in power benefits either when gated clock at the bit-level or double-edge triggered flip-flops used when synthesized with FPGA logic resources.

Item Type:Book or Report Section
Divisions:Faculty of Science
ID Code:14367
Publisher:IEEE

University Staff: Request a correction | Centaur Editors: Update this record

Page navigation