Accessibility navigation

A practical method for testing high-speed networking hardware architectures

Pejovic, V., Bojanic, S., Carreras, C. and Badii, A. (2009) A practical method for testing high-speed networking hardware architectures. In: 2009 fifth international conference on networking and services, Valencia, Spain, .

Full text not archived in this repository.

It is advisable to refer to the publisher's version if you intend to cite from this work. See Guidance on citing.

To link to this item DOI: 10.1109/ICNS.2009.50


This paper deals with the key issues encountered in testing during the development of high-speed networking hardware systems by documenting a practical method for "real-life like" testing. The proposed method is empowered by modern and commonly available Field Programmable Gate Array (FPGA) technology. Innovative application of standard FPGA blocks in combination with reconfigurability are used as a back-bone of the method. A detailed elaboration of the method is given so as to serve as a general reference. The method is fully characterised and compared to alternatives through a case study proving it to be the most efficient and effective one at a reasonable cost.

Item Type:Conference or Workshop Item (Paper)
Divisions:Science > School of Mathematical, Physical and Computational Sciences > Department of Computer Science
ID Code:14826
Uncontrolled Keywords:test, testability platform, networking hardware, FPGA, re-configurability, high-speed prototyping

University Staff: Request a correction | Centaur Editors: Update this record

Page navigation