Accessibility navigation

A n-Bit Reconfigurable Scalar Quantiser

Cadenas, O. and Megson, G. (2001) A n-Bit Reconfigurable Scalar Quantiser. Lecture Notes in Computer Science, 2147. pp. 420-429. ISSN 1611-3349

Full text not archived in this repository.

It is advisable to refer to the publisher's version if you intend to cite from this work. See Guidance on citing.

To link to this item DOI: 10.1007/3-540-44687-7_43


A reconfigurable scalar quantiser capable of accepting n-bit input data is presented. The data length n can be varied in the range 1... N-1 under partial-run time reconfiguration, p-RTR. Issues as improvement in throughput using this reconfigurable quantiser of p-RTR against RTR for data of variable length are considered. The quantiser design referred to as the priority quantiser PQ is then compared against a direct design of the quantiser DIQ. It is then evaluated that for practical quantiser sizes, PQ shows better area usage when both are targeted onto the same FPGA. Other benefits are also identified.

Item Type:Article
ID Code:18886

University Staff: Request a correction | Centaur Editors: Update this record

Page navigation