Accessibility navigation


Hierarchical composite regular parallel architecture

Manjunathaiah, M. (2009) Hierarchical composite regular parallel architecture. In: Sousa, L. and Robert, Y. (eds.) Eighth International Symposium on Parallel and Distributed Computing, Proceedings. IEEE Computer Soc, Los Alamitos, pp. 253-256. ISBN 9780769536804

Full text not archived in this repository.

It is advisable to refer to the publisher's version if you intend to cite from this work. See Guidance on citing.

To link to this item DOI: 10.1109/ispdc.2009.41

Abstract/Summary

The design space of emerging heterogenous multi-core architectures with re-configurability element makes it feasible to design mixed fine-grained and coarse-grained parallel architectures. This paper presents a hierarchical composite array design which extends the curret design space of regular array design by combining a sequence of transformations. This technique is applied to derive a new design of a pipelined parallel regular array with different dataflow between phases of computation.

Item Type:Book or Report Section
Divisions:Faculty of Science > School of Mathematical, Physical and Computational Sciences > Department of Computer Science
ID Code:14425
Additional Information:Proceedings Paper 8th International Symposium on Parallel and Distributed Computing JUN 30-JUL 04, 2009 Lisbon, PORTUGAL
Publisher:IEEE Computer Soc

University Staff: Request a correction | Centaur Editors: Update this record

Page navigation