Accessibility navigation


Retiming for quick performance of a pipelined IDEA FPGA design

Cadenas , O. (2004) Retiming for quick performance of a pipelined IDEA FPGA design. In: International Conference on Reconfigurable Computing and FPGAs, Colima, Mexico.

Full text not archived in this repository.

It is advisable to refer to the publisher's version if you intend to cite from this work. See Guidance on citing.


Item Type:Conference or Workshop Item (Paper)
Divisions:Faculty of Science
ID Code:14615

University Staff: Request a correction | Centaur Editors: Update this record

Page navigation