Accessibility navigation


Accelerating JPEG compression with a dynamically reconfigurable FPGA systolic array

Cadenas Medina, O., Megson, G. M. and Plaks, T. P. (2000) Accelerating JPEG compression with a dynamically reconfigurable FPGA systolic array. In: PDPTA'2000: Proceedings of the Int. Conf. on Parallel and Distributed Processing Techniques and Applications. CSREA Press, pp. 3023-3026.

Full text not archived in this repository.

It is advisable to refer to the publisher's version if you intend to cite from this work. See Guidance on citing.


Item Type:Book or Report Section
Refereed:Yes
Divisions:Faculty of Science
ID Code:28115
Publisher:CSREA Press

University Staff: Request a correction | Centaur Editors: Update this record

Page navigation