The systolic array genetic algorithm, an example of systolic arrays as a reconfigurable design methodology
Bland, I. M. and Megson, G. M. (1998) The systolic array genetic algorithm, an example of systolic arrays as a reconfigurable design methodology. In: Pocek, K. L. and Arnold, J. M. (eds.) IEEE symposium on FPGAs for custom computing machines, 1998. IEEE, pp. 260-261. ISBN 0818689005
Full text not archived in this repository.
To link to this article DOI: 10.1109/FPGA.1998.707907
We advocate the use of systolic design techniques to create custom hardware for Custom Computing Machines. We have developed a hardware genetic algorithm based on systolic arrays to illustrate the feasibility of the approach. The architecture is independent of the lengths of chromosomes used and can be scaled in size to accommodate different population sizes. An FPGA prototype design can process 16 million genes per second.
Repository Staff Only: item control page