Accessibility navigation

Functional verification: approaches and challenges

Molina, A. and Cadenas , O. (2007) Functional verification: approaches and challenges. Latin American Applied Research, 37 (1). pp. 65-69. ISSN 0327-0793

Full text not archived in this repository.

It is advisable to refer to the publisher's version if you intend to cite from this work. See Guidance on citing.

Official URL:


It's a fact that functional verification (FV) is paramount within the hardware's design cycle. With so many new techniques available today to help with FV, which techniques should we really use? The answer is not straightforward and is often confusing and costly. The tools and techniques to be used in a project have to be decided upon early in the design cycle to get the best value for these new verification methods. This paper gives a quick survey in the form of an overview on FV, establishes the difference between verification and validation, describes the bottlenecks that appear in the verification process, examines the challenges in FV and exposes the current FV technologies and trends.

Item Type:Article
ID Code:15339
Uncontrolled Keywords:functional verification, simulation based verification
Additional Information:2nd Southern Conference on Programmable Logic Mar del Plata, ARGENTINA 8-10 Mar 2006
Publisher:Universidad Nacional del Sur y Consejo Nacional de Investigaciones Científicas y Técnicas

University Staff: Request a correction | Centaur Editors: Update this record

Page navigation