Accessibility navigation

A double data rate (DDR) architecture for OFDM based wireless consumer devices

Sherratt, R. S. ORCID: and Cadenas, O. (2010) A double data rate (DDR) architecture for OFDM based wireless consumer devices. IEEE Transactions on Consumer Electronics, 56 (1). pp. 23-26. ISSN 0098-3063

Full text not archived in this repository.

It is advisable to refer to the publisher's version if you intend to cite from this work. See Guidance on citing.

To link to this item DOI: 10.1109/TCE.2010.5439121


The creation of OFDM based Wireless Personal Area Networks (WPANs) has allowed the development of high bit-rate wireless communication devices suitable for streaming High Definition video between consumer products, as demonstrated in Wireless-USB and Wireless-HDMI. However, these devices need high frequency clock rates, particularly for the OFDM, FFT and symbol processing sections resulting in high silicon cost and high electrical power. The high clock rates make hardware prototyping difficult and verification is therefore very important but costly. Acknowledging that electrical power in wireless consumer devices is more critical than the number of implemented logic gates, this paper presents a Double Data Rate (DDR) architecture for implementation inside a OFDM baseband codec in order to reduce the high frequency clock rates by a complete factor of 2. The presented architecture has been implemented and tested for ECMA-368 (Wireless- USB context) resulting in a maximum clock rate of 264MHz instead of the expected 528MHz clock rate existing anywhere on the baseband codec die.

Item Type:Article
Divisions:Life Sciences > School of Biological Sciences > Department of Bio-Engineering
ID Code:7465
Uncontrolled Keywords:OFDM, ECMA-368, DDR, WPAN

University Staff: Request a correction | Centaur Editors: Update this record

Page navigation