Accessibility navigation

Implementing intelligent cores using processor virtualization for fault tolerance

Varghese, B., McKee, G. and Alexandrov, V. (2010) Implementing intelligent cores using processor virtualization for fault tolerance. Procedia Computer Science, 1 (1). pp. 2197-2205. ISSN 1877-0509

Full text not archived in this repository.

It is advisable to refer to the publisher's version if you intend to cite from this work. See Guidance on citing.

To link to this item DOI: 10.1016/j.procs.2010.04.246


Processor virtualization for process migration in distributed parallel computing systems has formed a significant component of research on load balancing. In contrast, the potential of processor virtualization for fault tolerance has been addressed minimally. The work reported in this paper is motivated towards extending concepts of processor virtualization towards ‘intelligent cores’ as a means to achieve fault tolerance in distributed parallel computing systems. Intelligent cores are an abstraction of the hardware processing cores, with the incorporation of cognitive capabilities, on which parallel tasks can be executed and migrated. When a processing core executing a task is predicted to fail the task being executed is proactively transferred onto another core. A parallel reduction algorithm incorporating concepts of intelligent cores is implemented on a computer cluster using Adaptive MPI and Charm ++. Preliminary results confirm the feasibility of the approach.

Item Type:Article
ID Code:17487
Uncontrolled Keywords:fault tolerance; intelligent cores; processor virtualization; adaptive MPI; parallel reduction

University Staff: Request a correction | Centaur Editors: Update this record

Page navigation